Home
HardWare
AD FMC card
Digital FMC card
MPSoC FPGA Card
PCle FPGA Card
Complex FPGA Card
software radio
Equipment
Sensor module
5G network (wireless)
Power & Energy
Automotive Electronics
Solution
Embedded instrument
PCIe/PCI Equipment
product
contact
Inquiry
Home
HardWare
ad fmc card digital fmc card mpsoc fpga card pcle fpga card complex fpga card software radio
Equipment
sensor module 5g network (wireless) power & energy automotive electronics
Solution
embedded instrument pcie/pci equipment product
contact
Home > HardWare > software radio
428 - XC7Z100+ADRV9009-based dual-receiver dual-transmitter radio frequency board
428 - XC7Z100+ADRV9009-based dual-receiver dual-transmitter radio frequency board 428 - XC7Z100+ADRV9009-based dual-receiver dual-transmitter radio frequency board 428 - XC7Z100+ADRV9009-based dual-receiver dual-transmitter radio frequency board

428 - XC7Z100+ADRV9009-based dual-receiver dual-transmitter radio frequency board

Item No.: 428
Thedual-receiver and dual-transmitter radio frequency board based on XC7Z100+ADRV9009 is a special function board developed based on the wireless transceiver chip ADRV9009 Xilinx ZYNQ FPGA and ADI, which is used in 5G small cells, wireless video transmiss
INQUIRY PDF Format
Description
428 - XC7Z100+ADRV9009-based dual-receiver dual-transmitter radio frequency board
 
     
  1. Board overview
Thedual-receiver and dual-transmitter radio frequency board based on XC7Z100+ADRV9009 is a special function board developed based on the wireless transceiver chip ADRV9009 Xilinx ZYNQ FPGA and ADI, which is used in 5G small cells, wireless video transmission, data transceiver and other fields.
 

2.Principle and function of the board

The board uses XC7Z100 as the main processor and contains embedded processing for the Dual ARM Cortex-A9 core processor. PS 32bit 1GB capacity DDR3 storage, 1 RS232 interface, 1 USB interface, 1 10-100-1000 network interface, PS 32M QSPI flash storage, SD card interface, 8G eMMC storage; 64bit 2GB DDR3 storage on the PL side, HDMI output on the PL side for video display applications, 9 I/O channels on the PL side, 2 SPI_LVDS interfaces, 2 RS232 interfaces, and 4 LED indicators.
 
The PL side expansion ADRV9009 chip ADRV9009 a highly integrated radio frequency (RF) and agile transceiver that provides a dual-channel transmitter and receiver, an integrated frequency synthesizer, and digital signal processing. With a diverse combination of high performance and low power consumption, the IC features 2 inputs, 2 outputs, and 2 observation inputs to work with FPGAs to meet the requirements of 3G, 4G, and 5G macro cell time division duplex (TDD) base station applications.
 
  1. Digital interface of the board：
32bit 1GB DDR3 storage on the PS side
RS232 interface on the PS side
USB port on the PS side
One 10-100-1000 Mbps Ethernet (RGMII) network interface on the PS side
QSPI flash storage on the PS side
PS SD card, Emmc storage
PL 64bit 2GB capacity DDR3 storage
The HDMI output is extended on the PL side to realize video display applications
The PL side is extended with 9 I/O, 2 SPI_LVDS, 2 RS232, and 4 LED indicators
The PL side expands one 10G SFP+ optical fiber interface
  1. Board analog interface：
Dual receivers: RX1, RX2
Dual transmission: TX1 and TX2
Dual observation reception: ORX1 and ORX2
External local oscillator interface: EXT_LO
External Clock Reference: REF_CLK_IN
  1. Board performance metrics：
 
  No Items Specifications Remark
Tx 1 Frequency 75~6000 MHz Frequency > Bandwidth/2
2 Interface SSMA  
3 Bandwidth Large Signal Bandwidth:5~200MHz
Synthesis Bandwidth: 10~450MHz		 Software Support Range
4 Transmission Power 1dbm(1G) CW，0 dB TX attenuation
5 DAC Sample Rate (max) 61.44MHz/122.88MHz/245.76MHz Default VCXO Support
  6 DAC Resolution 14bits  
  7 LO suppression 60dBc  
  8 Image rejection 68dBc  
  9 Gain Control Range 32dB  
  10 Gain Step 0.05dB  
Rx 1 Frequency 75~6000 MHz Frequency > Bandwidth/2
2 Interface SSMA  
3 Bandwidth 16 ~ 200 MHz Software Support Range
3 Sensitivity -93dBm@20MHz Noise Figure <3dB
4 EVM <1.5% @ -30dBm input
5 Gain Control AGC  
MGC:    Range: 0~30dB  
Step:  0.5dB  
6 Rx Alias Band Rejection 80dB Due to digital filters
7 Noise Figure <3dB Maximum RX gain
8 IIP3 (@ typ NF) -25dBm  
9 ADC Sample Rate (max) 61.44MHz/122.88MHz Default VCXO Support
10 ADC Wideband SFDR 78dBc  
11 ADC Resolution 16bits  
 
  1 Voltage 3.3V& 12V  
2 ON/OFF TIME <6us TDD model
other 3 Duplexing Model TDD  
  4 CLK 30.72MHz+122.88MHz  
  5 Power Consumptions <20W  
  6 Connect Type 6X SSMA-KWE-3  
 
 
  1. Physical characteristics
Size: 110x162.4mm, with shell size 180*125*48;
Operating temperature: industrial grade -40°C~ +85°C.
Operating voltage: +12V ±1V; The power consumption of the whole board is 20W.
Weight bare board 0.3KG, with heat dissipation shell 0.8KG.
3.Software systems 
Refer to ADI's overall software architecture:
 
AD9009 Device Tree and Driver SPI Access, AD, DA Access Driver File https://wiki.analog.com/resources/tools-software/linux-drivers/iio-transceiver/adrv9009
 
 
 
 
AD acquires 1.2G waveforms：
 
DA output setting 1.2G and waveform：
 
 
 
orihard
Lily
lily